Show simple item record

dc.contributor.authorPerera, Kevini
dc.contributor.authorHettihewa, Chamod
dc.contributor.authorWickramasinghe, Manupa
dc.contributor.authorSandanayake, Ashan
dc.contributor.authorRajapaksha, Chamali
dc.contributor.authorPathirana`, Pubudu
dc.date.accessioned2025-01-15T08:05:44Z
dc.date.available2025-01-15T08:05:44Z
dc.date.issued2024-09
dc.identifier.urihttp://ir.kdu.ac.lk/handle/345/7967
dc.description.abstractArtificial intelligence and deep learning are gaining traction in edge computing to extract insights from Internet of Things (IoT) devices. Hardware accelerators like Field Programmable Gate Arrays (FPGAs) accelerate deep learning efficiently due to their energy efficiency, parallelism, flexibility, and reconfigurability. However, resource constraints of FPGAs pose deployment challenges. This research explores hardwareaccelerated applications’ dynamic deployment on the Kria KV260 platform with a Xilinx Kria K26 system-on-module, equipped with a Zynq multiprocessor system-onchip. It presents an innovative solution to dynamically reconfigure deep neural networks by running multiple neural networks and Deep Processing Units (DPU) concurrently. This research advances Edge Computing using FPGAs to facilitate efficient deployment of Neural Networks in resource-constrained edge environments.en_US
dc.language.isoenen_US
dc.subjectFPGA,en_US
dc.subjectneural networks,en_US
dc.subjectDPU.en_US
dc.subjecthardware acceleratoren_US
dc.titleEdge Computing using FPGA with the Deployment of Neural Networks for General Purpose Applicationen_US
dc.typeArticle Abstracten_US
dc.identifier.facultyFOEen_US
dc.identifier.journalKDU IRCen_US
dc.identifier.pgnos22en_US


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record